Abstract-Grid-connected unity-power-factor converters based on one-cycle control (OCC) do not require the service of phaselocked loop or any other synchronization circuits for interfacing with the utility. As a result, these schemes are becoming increasingly popular. However, as the power handled by the converter increases, the power factor deteriorates. To understand quantitatively the cause of poor power factor while negotiating high power loads, large signal models for these schemes are developed. Having understood the cause for poor power factor operation, a modified-OCC-based converter is proposed. This scheme has high power factor while supplying high power loads. Detailed simulation studies are carried out to verify the efficacy of the scheme. In order to confirm the viability of the scheme, detailed experimental studies are carried out on a 3-kW laboratory prototype.
I. INTRODUCTION
T RADITIONALLY, diode or thyristor bridge rectifiers are employed to obtain dc voltage from ac main. These rectifiers pollute the utility with low-order harmonics, which are difficult to filter. Pulsewidth-modulated (PWM) converters are used to overcome this problem. They shift the frequency of the dominant harmonics to a higher value so that these harmonics can be eliminated by employing a small passive filter [1] . The PWM bidirectional converter draws a near sinusoidal input current while providing a regulated output dc voltage and can operate in the first and second quadrants of the voltage-current plane [2] . Generally, the control structure of a three-phase sixswitch PWM boost converter consists of an inner current and an outer voltage control loop [2] - [6] , [10] - [16] . The current controller senses the input current and compares it with a sinusoidal current reference. In order to obtain this reference, the phase information of the utility voltages or current is required. Generally, this information is obtained by employing a phase-locked loop (PLL) (or current phase observer technique) [7] - [9] . Grid-connected converters based on basic one-cycle control (B-OCC) do not require the service of PLL or zero crossing detectors to synchronize with the grid and can be designed to supply power at power factors near to unity. As a result, they are becoming increasingly popular [3] - [5] , [10] . Moreover, in these schemes, the switching frequency of the devices is held constant. This is an attractive feature for high power converters. However, OCC-based schemes exhibit instability in operation, when the converter is lightly loaded [3] , [10] , [12] , [16] . Moreover, these converters cannot shift its operation from rectifying to inverting mode of operation, as would be the case if the converter was required to negotiate active type of loads. In order to address these limitations, a modified-OCC (M-OCC)-based scheme has been presented in [12] and [13] . In all the aforementioned schemes based on OCC, the power factor decreases under certain operating condition. This problem becomes prominent at low switching frequencies. In this paper, reasons for this limitation are analyzed. Having understood the reasons for low power factor operation, a constant power factor one-cycle controller for single-phase full bridge and threephase six-switch boost bidirectional converter is proposed. This controller enables the converters to operate at constant and near unity power factor even for a wide variation in load. Detailed analytical and simulation studies are carried out to verify the efficacy of the scheme. In order to confirm the viability of the scheme, detailed experimental studies are carried out on a scaled down 3-kW laboratory prototype.
II. ONE-CYCLE-CONTROLLED AC-TO-DC CONVERTER
The schematic power circuit diagrams of single-phase full bridge and three-phase six-switch boost bidirectional converters are shown in Figs. 1 and 2 , respectively. Although the basic working principle of OCC-based single-phase converter is presented in [13] , for the sake of completeness, it is briefly described in this paper. The dc-side capacitor voltage (ν O ) is sensed and compared with a reference voltage (V Fig. 2 . Three-phase six-switch boost converter.
sawtooth waveform whose peak-to-peak value of 2V M is generated. The frequency of the sawtooth waveform is set by a free running clock, which also sets the switching frequency of the converter. The sensed boost inductor current i S is compared with the sawtooth waveform. At every rising edge of the clock pulse, S2 and S4 are turned on. The inductor current, which is also the source current, increases with a slope of K 1 , and this is given by
where ν S is the utility voltage, L is the inductance of the boost inductor, and R s is the gain of the source current sensor. When the magnitude of boost inductor current becomes equal to that of the sawtooth waveform, S2 and S4 are turned off, and S1 and S3 are turned on. The boost inductor current falls with a slope K 2 ; this is given by
It has been shown in [13] that the peak value of current in each switching cycle is given by
It can be inferred from (3) that source current magnitude is proportional to the source voltage and is in phase with it. The power handled by the converter is given by
where V s is the rms value of the source voltage. A control block diagram for the three-phase scheme is explained in detail in [10] . In this case, the phase current is given by
and the total power handled by the converter is I  PERFORMANCE OF B-OCC-BASED THREE-PHASE CONVERTER   TABLE II  PERFORMANCE OF M-OCC-BASED THREE-PHASE CONVERTER where V S is the rms value of each phase voltage. From (3) and (5), it can be concluded that the source current and voltages are in phase. However, this holds good only under the assumption that the average voltage across the inductor in every switching cycle is zero. This is true only at high switching frequency. Moreover, operation of the converter based on the aforementioned scheme is unstable during light load condition and can function only as a rectifier [3] , [10] . To address these limitations, a modified scheme is proposed in [12] and [13] . The performance of the converter utilizing this technique is stable at light load condition, and more importantly, power flow can now be bidirectional. In this technique, three fictitious current signals i F n (n = A, B, C), which are proportional to the respective phase voltages (i F = V n /R F n = A, B, C) and in phase with three utility voltages, are synthesized. These current signals are added to the boost inductor current signals, and their sum is compared with the sawtooth waveform to generate gating pulses for the converter switches.
A. Demonstration of Low Power Factor Operation
Converters with the aforementioned schemes [3] , [10] , [12] , [13] operate at considerably low power factor as the power handled by the converter increases. This problem becomes prominent at lower switching frequencies. This feature of the B-OCC-based converter proposed in [3] and [10] is demonstrated in Table I and that of the M-OCC-based converter proposed in [12] and [13] in Table II .
III. LARGE-SIGNAL MODELS FOR B-OCC-BASED CONVERTERS

A. B-OCC-Based Single-Phase Converter
The problem of poor power factor operation of B-OCCbased converters while negotiating high power loads has not yet been quantitatively assessed. In order to understand the reason for low power factor operation of B-OCC-based converters while negotiating high power loads, an effort has been made to develop large signal models of these converters. Using these models, the trajectory of the peak value of source current drawn by the converter in each switching cycle can be determined. When the switches S 2 and S 4 are on for the duration of t 1 , inductor current rises with the slope K 1 (1), while for the duration t 2 , current falls with the slope of K 2 (2).
The inductor current waveform, which is also the source current at the N th and (N + 1)th switching cycles, along with the sawtooth waveform, is shown in Fig. 3(a) . The peak value of current in N th switching cycle is I N , and I * N denotes the magnitude of current at the end of N th switching cycle.
From Fig. 3(a) ,
where K 3 is the slope of the falling edge of the sawtooth waveform and is given by
and T s is the switching time period. Assuming that the change in on time (t 1 ) of the switch in two consecutive switching cycles is small, and using (7) and (8), the durations of t 1 and t 2 from Fig. 3 (a) are
The change in current Δi S from the N th to (N + 1)th cycle in time
Substituting K 1 , K 2 , and K 3 from (1), (2) and (9) in (10)- (12) 
Considering the switching time period to be small, (13) can be approximated as
Considering ν s to be a sinusoidal forcing function and neglecting the harmonics in i s , the steady state phasor form of (14) can be approximated as
Based on (15) , the steady state model of the system is shown in Fig. 3 (b). It can be inferred that, if ωL is small compared to the ratio of V O and V M , the system operates close to unity power factor. However, V M is proportional to the operating power level, as depicted in (4) . As a result, the power factor of the converter decreases as the power negotiated by the converter increases. The problem of operation with low power factor gets more prominent if the converter is designed to operate at low switching frequency with higher value of boost inductor, which is generally the case in medium and high power levels.
B. B-OCC-Based Three-Phase Converter
The sawtooth waveform, along with the three-phase currents drawn at a particular switching cycle, wherein i A > i B > i C , is shown in Fig. 4 (a). The duration for which i A , i B , and i C are less than the sawtooth waveform is t 1 , while t 4 is the duration for which i A , i B , and i C are greater than the sawtooth waveform. The duration for which only i A is higher than the sawtooth is t 2 , while t 3 is the duration for which only i c is less than the sawtooth waveform. The slopes of the source currents of each phase n (where n is a, b, or c) for the time durations t 1 , t 2 , t 3 , and t 4 are K 1n , K 2n , K 3n , and K 4n , respectively, and are listed in Table III .
Since the utility considered is a three-phase three-wire system 
where I A , I B , and I C denote the magnitude of i A , i B , and i C at the instants where they intersect with the falling slope of the sawtooth waveform. The change in phase-A current Δi A during a switching cycle (Δt = T s ) is given by
Combining (17) and (18) and using (16) 
Substituting K 3 from (17) and considering the switching time period to be small, (19) can be approximated as
Considering ν A to be a sinusoidal forcing function and neglecting the harmonic content in i A , the steady state phasor form of (20) can be approximated for phase-A as
Therefore, three-phase source currents can be represented as
Based on (22), the steady-state per-phase phasor model of the system is shown in Fig. 4(b) . It can be inferred that, if ωL is small compared to the ratio of V O and V M , the source power factor is approximately unity. Since V M is proportional to the operating power level, the power factor decreases with increases in power.
IV. LARGE-SIGNAL MODELS FOR M-OCC-BASED CONVERTERS
A. Modified Single-Phase OCC Converter
In this converter, switching pulses are generated by comparing the sum of the source current signal (R S i S ) and the fictitious current signal i F R S = (R S /R F )ν S with the sawtooth waveform, as shown in Fig. 5(a) , where R F is the resistance to generate fictitious current (i F ). Therefore,
The change in peak current between two switching cycles is
Therefore,
Combining (23) and (25),
Considering the switching time period T s to be small, (26) can be approximated as The steady-state phasor form of (27) can be approximated as
Based on (28), the steady-state phasor model of the system is shown in Fig. 5(b) . The conclusions made in the previous case are also valid in this case.
B. M-OCC-Based Three-Phase Converter
As shown in Fig. 6(a) , the sum of phase current signal and the fictitious current signal i nF R S = (R S /R F )ν n is compared with the sawtooth waveform. At the point of intersection of the waveform, the following can be written:
(29) Moreover,
The change in current in phase-A in a switching cycle is given by Combining (29) and (31) and considering T S to be small, (31) can be approximated as
Considering ν A to be a sinusoidal forcing function and neglecting the harmonic in i A , the steady state phasor form of (32) can be represented as
Similarly, three-phase inductor currents are given by
Based on (34), the steady state phasor model of the system is shown in Fig. 6(b) . In addition to the conclusions drawn in Section IV, from models shown in Figs. 5(b) and 6(b), it can be inferred that, for (1/R F )(V O /2V M ) < 1, the converter operates in rectifying mode and, for
the converter operates in the inverting mode. 
V. PROPOSED CPF-OCC-BASED CONVERTER
In order to understand the cause for low power factor operation when the OCC-based converters are delivering large magnitude of load, the basic principle of operation of OCCbased converters, which is presented in detail in [3] and briefly presented in Section II, is again been repeated here. Considering the schematic power circuit diagram of single-phase converter shown in Fig. 1 , switch pairs S1-S3 and S2-S4 are operated with a switching time period of T s such that S2-S4 are on for a time duration of DT s and S1-S3 are on for a time duration of (1 − D)T s . The pertinent equivalent circuits are shown in Fig. 7(a) and (b) . The switching frequency of the switching devices is 1/T s .
If T s is assumed to be small, referring to Fig. 1 , I * N ≈ I * N +1 , therefore, the average voltage drop across the inductor L can be equated to zero, as given in
Hence,
Now, if i s has to be a sinusoidal current in phase with ν s , it has to be made proportional to ν s . Defining this proportionality constant to be R e
wherein R s is the gain of the source current sensor. The constant R e represents the effective emulated resistance that is being viewed by an ac source when the converter is feeding a certain load and drawing in phase current i s from the source. Therefore, to have a unity power factor operation, the condition that has to be fulfilled is obtained by combining (36) and (37) as
Defining
(38) transforms to Now, the duty ratio D is a time varying function which is dependent on the instantaneous value of the source current i s . In order to operate the switches with a duty ratio D so that (40) is satisfied, the schematic control circuit that is used [3] is shown in Fig. 8 . Every positive pulse of the free-running clock having a time period of T s resets the integrator and sets the R-S flip-flop, thereby turning on switches S2-S4 and turning off switches S1-S3. The signal V M is integrated with a time constant T i and is then subtracted from the original signal V M to obtain ν R . Therefore,
At steady state, V M is constant, and therefore,
When ν R becomes equals to R s i s , the flip-flop resets, the switches S2-S4 are turned off, and the switches S1-S3 are turned on. Therefore,
The time constant of the integrator T i is chosen so that
Substituting (44) in (43),
which is same as that of (40) which is required to be satisfied to make i s proportional to ν s . The error that exists between dc link voltage and its reference is processed through a PI controller to generate V M . This value of V M sets the emulated load R e for the system, as per (39). Therefore, any mismatch between the emulated load R e and the actual load on the system is nullified once a proper value for V M is estimated by the controller. The process of generation of switching logic for the switches by means of the control block diagram in Fig. 8 is shown in Fig. 3(a) . It can be observed from this figure that, at the beginning of a switching cycle, the instantaneous value of the source current I * N is not equal to its instantaneous value I * N +1
at the end of that switching cycle. This is due to the fact that the magnitude of forcing function ν s is also changing within a switching cycle. If
the condition depicted by (35) is valid, and i s is in phase with ν s , as shown earlier. Now, as Δi = 0, the condition of (35) is not valid, and hence, i s would not be in phase with ν s . The larger is the magnitude of |Δi|, the more is the phase shift that is introduced between ν s and i s , and hence, the poor is the power factor of the system. From Fig. 3(a) , it can be inferred that |Δi| increases with increment in V M , as well as with increment in T s . Now, V M increases with increment in load negotiated by the converter, as depicted in (39), and T s increases if the system is designed for a lower value of switching frequency. Therefore, as the load on the OCC-based converter is increased or the switching frequency is reduced, the power factor of these converters falls. In the case of M-OCCbased bidirectional ac-to-dc converter proposed in [13] , the fictitious current component i F is added with i s , and then, this signal is compared with the sawtooth waveform. Therefore, the amplitude of V M is more in this case compared to that of B-OCC-based converter for the same amount of load being negotiated. Hence, the power factor of M-OCC-based converter is less compared to that of B-OCC-based converter when the load negotiated by both of them remains the same for a given switching frequency. This feature of OCC-based converters is quantitatively corroborated by deriving the large signal models of these systems in Sections III and IV. From the analyses presented earlier and also from the large signals models derived in the previous sections, it can be inferred that the amplitude of the sawtooth waveform determines the power drawn from the source and the power factor. The amplitude of the sawtooth waveform increases with an increase in power drawn from the source. As a result, the power factor decreases. Hence, by some means, if the amplitude of the sawtooth waveform is kept small and is maintained constant throughout the operating range, high power factor can be maintained. Models shown in Figs. 5(b) and 6(b) suggest that power level can be changed if 1/R F is varied in sympathy with the power requirement of the load while maintaining V M constant. Based on these observations, in the control scheme of the OCC-based converter proposed in this paper, the amplitude of the sawtooth waveform is maintained constant, and its value is kept low. Furthermore, the amplitude of signals obtained after multiplying the utility voltages by 1/R F is multiplied by the error existing between the sensed dc link voltage and the dc link voltage reference. This ensures that the magnitude of the signal, which is in phase with the utility voltages, gets modulated as per the power requirement of the load. The equations describing the behavior of the proposed constant power factor OCC (CPF-OCC)-based converter remain the same as that of (28) and (34). The detailed structure of the controller of the proposed scheme is explained in the following section. 
A. CPF-OCC-Based Single-Phase Converter
The schematic control block diagram of the proposed converter for single-phase case is shown in Fig. 9(a) . The dc link capacitor voltage ν O is sensed and compared with the reference voltage V * O . The error so generated is fed to a PI controller. The fictitious current signal i F , which is proportional to the source voltage, is generated by multiplying ν S by 1/R F . The inverted output (−ν e ) of the PI controller is multiplied with i F to generate the signal i m . The sum of i m and the signal proportional to the source current (i m + R S i s ) is then compared with the sawtooth waveform (ν R ). Unlike in the earlier schemes based on OCC, the amplitude of the sawtooth waveform is maintained constant. Moreover, here, its magnitude is kept small so that the power factor of the system is maintained high. A free running clock sets the frequency of this sawtooth waveform. At every rising edge of the clock pulse, S 2 and S 4 are turned on. When the sum (i m + R S i s ) becomes equal to the sawtooth waveform, S 2 and S 4 are turned off, and S 1 and S 2 are turned on.
B. CPF-OCC-Based Three-Phase Converter
The controller for the three-phase case is shown in Fig. 9(b) , and the principle of operation remains almost the same as that of the single-phase converter. The inverted output of the PI controller is multiplied by signals proportional to individual phase voltages to generate fictitious current signals for the individual phases. These fictitious currents signals (R S i F n n = A, B, C) are then added to the signals proportional to the corresponding phase current signals (R S i n n = A, B, C). The three signals so generated are compared with a common sawtooth waveform of constant magnitude (ν R ). At the rising edge of each clock pulse S 2 , S 4 and S 6 are turned on. When the sum of each phase current and the fictitious current becomes equal to the sawtooth waveform, upper switches are turned on, and the lower switches are turned off.
VI. SIMULATION AND EXPERIMENTAL RESULTS
The proposed one-cycle-controlled constant power factor three-phase converter is simulated on MATLAB/Simulink platform. The parameters used for simulation studies are given in Table IV . The schematic power circuit diagram used for the study is shown in Fig. 10 . The single pole double throw (SPDT) switch changes the mode of operation of the converter from rectifying to inverting as the switch position is changed from 2 to 1. When the converter is operating in inverting mode, the average power fed back to the utility is given by Fig. 11 . Variation of power factor with load for three-phase converters (B-OCC [3] , M-OCC [12] , and CPF-OCC).
Moreover, while in the rectifying mode, the power drawn from the utility is given by
The variation in power factor with load for B-OCC-and M-OCC-based converters and the proposed CPF-OCC-based converter is provided in Table V , and it is shown graphically in Fig. 11 . It can be inferred from this figure that OCC-based constant power factor converter operates at almost unity power factor for all load conditions. The steady state responses during the rectifier mode of operation of the B-OCC-, M-OCC-, and CPF-OCC-based converters are shown in Fig. 12 • , respectively. The transient performance of the CPF-OCC-based converter is shown in Fig. 13 . The load negotiated by the converter is changed from 20 to −20 kW at 0.08 s and from −20 to 20 kW at 0.12 s. From the results, it can be inferred that the dynamic response of the system is quite fast, and no instability in the source current is observed during the operation.
In order to confirm the viability of the proposed CPF-OCCbased three-phase converter, a 3-kW laboratory prototype is developed, and detailed experimental studies are carried out. The schematic power circuit of the experimental setup remains essentially the same as that of Fig. 10 . The parametric values of the components used to fabricate the power circuit of the prototype are provided in Table VI . In order to have the performance equivalence between the simulation and laboratory model, the size of the boost inductor in the hardware prototype is chosen twice than that of the simulation model. This is required, as the chosen switching frequency of the laboratory prototype is twice that of the switching frequency of the simulation model. The measured steady state performance of the M-OCC-based three-phase ac-to-dc converter operating in rectifying mode is shown in Fig. 14(a) . It can be seen from this figure that the angle between source voltages and the corresponding currents is −33.00
• . The steady state performances during rectifying mode of operation of the B-OCC-based three-phase ac-to-dc converter and the proposed converter are shown in Figs. 14(b) and 15(a), respectively. The phase angle between the source voltage and the corresponding current in B-OCC-based converter is 15.68 • while that in the proposed converter is 7.34
• . It can be observed from the harmonic spectrum of phase-A current, which is shown in Fig. 15(a) , that low-order current harmonics are absent in the input current waveform of the converter. Fig. 15(b) shows the steady state performance of the proposed converter operating in inverting mode and negotiating a load of −1 kW. The harmonic spectrum of the phase-A current is also shown in this figure. From the figure, it can be inferred that the proposed scheme can operate in the inverting mode without any current instability. The power factor while negotiating the aforementioned load is 0.997, and total harmonic distortion (THD) is less than 4%. In order to study the performance during transient condition, the load supplied by the converter is abruptly changed from −2 to +2.8 kW, i.e., the converter operation is changed from inverter to rectifier mode, and the results are shown in Fig. 16(a) and (b) . In Fig. 16(a) , CH-1 and CH-2 depict the measured phase-A current and voltage, respectively, and CH-3 and CH-4 depict the load current and dc link voltage, respectively. At t = 45 ms, the mode of operation is changed from inverting to rectifying by changing the position of SPDT switch from position 1 to 2 (Fig. 10) . Fig. 16(b) shows the measured three-phase line currents (CH-1 to CH-3) and the The efficiency of the proposed converter and the THD of the source current are measured for various load conditions by employing Voltech power analyzer PM3000A. The plots showing the variation of efficiency and THD of the converter with load in rectifying and inverting modes of operation are shown in Fig. 17(a) . The full load efficiency of the system is found to be 94.8% for the rectifying mode of operation and 96.1% for the inverting mode of operation. Fig. 17(b) shows the variation in power factor with various load currents; the power factor remains almost constant near to unity.
VII. CONCLUSION
The power factor of medium-and high-power grid-connected converters based on OCC varies with the load. In this paper, the aforementioned limitation is quantitatively explained by developing large signal models. Having understood the reason for low power factor operation, a new CPF-OCC-based converter is proposed. The operating power factor of the proposed scheme is high and independent of the magnitude of load handled by the converter. Moreover, it can operate in bidirectional mode without exhibiting any instability in current. The viability of the proposed scheme is established through detailed simulation and experimental studies.
